Author of the publication

Feedforward compensation technique for all digital phase locked loop based synthesizers.

, , and . ISCAS, IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 7GS/s direct digital frequency synthesizer with a two-times interleaved RDAC in 65nm CMOS., , and . ESSCIRC, page 151-154. IEEE, (2017)Ultralow-Voltage High-Speed Flash ADC Design Strategy Based on FoM-Delay Product., , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (8): 1518-1527 (2015)Feedforward compensation technique for all digital phase locked loop based synthesizers., , and . ISCAS, IEEE, (2006)A Fifth-Order Continuous-Time Delta-Sigma Modulator With Single-Opamp Resonator., , , , , and . IEEE J. Solid State Circuits, 45 (4): 697-706 (2010)The Effects of Switch Resistances on Pipelined ADC Performances and the Optimization for the Settling Time., and . IEICE Trans. Electron., 90-C (6): 1165-1171 (2007)RF Variable-Gain Amplifiers and AGC Loops for Digital TV Receivers., , , , , , and . IEICE Trans. Electron., 91-C (6): 854-861 (2008)A Study on Fully Digital Clock Data Recovery Utilizing Time to Digital Converter., , and . IEICE Trans. Electron., 90-C (6): 1311-1314 (2007)Analog IC Technologies for Future Wireless Systems.. IEICE Trans. Electron., 89-C (4): 446-454 (2006)A Consideration of Threshold Voltage Mismatch Effects and a Calibration Technique for Current Mirror Circuits., , and . IEICE Trans. Electron., 101-C (4): 224-232 (2018)Tunable CMOS Power Amplifiers for Reconfigurable Transceivers., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 94-A (11): 2394-2401 (2011)