Author of the publication

Compiler Optimization to Reduce Cache Power with Victim Cache.

, , and . UIC/ATC, page 841-844. IEEE Computer Society, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Multi-level simultaneous multithreading scheduling to reduce the temperature of register files., , and . Concurr. Comput. Pract. Exp., 24 (12): 1296-1316 (2012)Instruction scheduling and transformation for a VLIW unified reduced instruction set computer/digital signal processor processor with shared register architecture., , and . Concurr. Comput. Pract. Exp., 26 (1): 134-151 (2014)Towards Automatic Support of Parallel Sparse Computation in Java with Continuous Compilation., , , and . Concurr. Pract. Exp., 9 (11): 1101-1111 (1997)Optimizing Code Size for Embedded Real-Time Applications., , and . EUC, volume 4096 of Lecture Notes in Computer Science, page 297-307. Springer, (2006)Wide dynamic-range sigma-delta modulator with adaptive feed-forward coefficients., , , and . IET Circuits Devices Syst., 4 (2): 99-112 (2010)DCSim: Design Analysis on Virtualization Data Center., , and . UIC/ATC, page 900-905. IEEE Computer Society, (2012)Thermal-Aware Code Transformation across Functional Units., and . EUC, page 300-305. IEEE Computer Society, (2011)Chinese Story Generation Using Conditional Generative Adversarial Network., , and . ICAIIC, page 457-462. IEEE, (2020)Development of Architecture and Software Technologies in High-Performance Low-Power SoC Design., , , and . RTCSA, page 475-480. IEEE Computer Society, (2005)Power-aware code scheduling assisted with power gating and DVS., , and . Future Gener. Comput. Syst., (2014)