Author of the publication

Analysis of Velocity Saturation and Other Effects on Short-Channel MOS Transistor Capacitances.

, , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 6 (2): 173-184 (1987)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Computation of steady-state CMOS latchup characteristics., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 7 (2): 307-323 (1988)The use of computer aids in IC technology evolution., and . Proc. IEEE, 74 (12): 1730-1740 (1986)Adaptive grid generation for VSLI device simulation., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 10 (10): 1259-1275 (1991)A general purpose device simulator coupling Poisson and Monte Carlo transport with applications to deep submicron MOSFETs., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 8 (4): 360-369 (1989)The future of solid-state electronics., and . Bell Labs Tech. J., 2 (4): 57-75 (1997)Analysis of Velocity Saturation and Other Effects on Short-Channel MOS Transistor Capacitances., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 6 (2): 173-184 (1987)Two-Dimensional Numerical Analysis of Latchup in a VLSI CMOS Technology., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 4 (4): 561-574 (1985)Iterative Methods in Semiconductor Device Simulation., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 4 (4): 462-471 (1985)