Author of the publication

Write Back Energy Optimization for STT-MRAM-based Last-level Cache with Data Pattern Characterization.

, , , , , , and . ACM J. Emerg. Technol. Comput. Syst., 16 (3): 29:1-29:18 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

DOVA: A Dynamic Overwriting Voltage Adjustment for STT-RAM L1 Cache., , , , and . ISQED, page 408-414. IEEE, (2020)Architecture design with STT-RAM: Opportunities and challenges., , , , , and . ASP-DAC, page 109-114. IEEE, (2016)Write Back Energy Optimization for STT-MRAM-based Last-level Cache with Data Pattern Characterization., , , , , , and . ACM J. Emerg. Technol. Comput. Syst., 16 (3): 29:1-29:18 (2020)All-spin PUF: An Area-efficient and Reliable PUF Design with Signature Improvement for Spin-transfer Torque Magnetic Cell-based All-spin Circuits., , , , and . ACM J. Emerg. Technol. Comput. Syst., 18 (4): 71:1-71:20 (2022)TOTAL: Multi-Corners Timing Optimization Based on Transfer and Active Learning., , , , , , and . DAC, page 1-6. IEEE, (2023)A Survey of Test and Reliability Solutions for Magnetic Random Access Memories., , , , , and . Proc. IEEE, 109 (2): 149-169 (2021)ODESY: a novel 3T-3MTJ cell design with optimized area DEnsity, scalability and latencY., , , , and . ICCAD, page 118. ACM, (2016)Quantitative evaluation of reliability and performance for STT-MRAM., , , , , , and . ISCAS, page 1150-1153. IEEE, (2016)NEAR: A Novel Energy Aware Replacement Policy for STT-MRAM LLCs., , , , and . ISCAS, page 1-5. IEEE, (2018)Power Supply Noise Aware Task Scheduling on Homogeneous 3D MPSoCs Considering the Thermal Constraint., , , , and . J. Comput. Sci. Technol., 33 (5): 966-983 (2018)