( en | de | ru )

 

Disambiguation of "Hu, Jiang"

Author of the publication

copydeleteadd this publication to your clipboard
Central Limit Theorem for Mutual Information of Large MIMO Systems With Elliptically Correlated Channels.

, , and . IEEE Trans. Inf. Theory, 65 (11): 7168-7180 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jun Hu

Chunchun Hu

Yuhui Hu

Zheng Hu

Fan Hu

 

Other publications of authors with the same name

A review of 20 years of naive tests of significance for high-dimensional mean vectors and covariance matrices, and . (2016)cite arxiv:1603.01003.Buffer insertion with adaptive blockage avoidance., , , and . ISPD, page 92-97. ACM, (2002)Simultaneous Wireless Information and Power Transfer in Cellular Two-Way Relay Networks With Massive MIMO., , , , , and . IEEE Access, (2018)Experience on Consumer Purchasing Decision-making: a Study of Anchoring Effects., and . AMCIS, Association for Information Systems, (2018)Transient and fine-grained voltage adaptation for variation resilience in VLSI interconnects., and . ISQED, page 80-86. IEEE, (2011)Guest Editorial., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (4): 617-618 (2007)An Analytical Approach for Error PMF Characterization in Approximate Circuits., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (1): 70-83 (2019)Buffer insertion with adaptive blockage avoidance., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (4): 492-498 (2003)Algorithms for non-Hanan-based optimization for VLSI interconnectunder a higher-order AWE model., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (4): 446-458 (2000)Algorithms for Gate Sizing and Device Parameter Selection for High-Performance Designs., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (10): 1558-1571 (2012)