Author of the publication

Buffer sizing for minimum energy-delay product by using an approximating polynomial.

, , and . ACM Great Lakes Symposium on VLSI, page 112-115. ACM, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Prototype Processing-In-Memory (PIM) Chip for the Data-Intensive Architecture (DIVA) System., , , , , , and . VLSI Signal Processing, 40 (1): 73-84 (2005)Low-power clustering with minimum logic replication for coarse-grained, antifuse based FPGAs., and . ACM Great Lakes Symposium on VLSI, page 79-84. ACM, (2006)A Leakage-aware Low Power Technology Mapping Algorithm Considering the Hot-Carrier Effect., and . J. Low Power Electron., 1 (2): 133-144 (2005)Technology mapping for low leakage power and high speed with hot-carrier effect consideration., and . ASP-DAC, page 203-208. ACM, (2003)Technology mapping and packing for coarse-grained, anti-fuse based FPGAs., , and . ASP-DAC, page 209-211. IEEE Computer Society, (2004)A Synthesis Approach for Coarse-Grained Antifuse-Based FPGAs., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (9): 1564-1575 (2007)Gate Sizing and Replication to Minimize the Effects of Virtual Ground Parasitic Resistances in MTCMOS Designs., , and . ISQED, page 741-746. IEEE Computer Society, (2006)Clustering techniques for coarse-grained, antifuse FPGAs., and . ASP-DAC, page 785-790. ACM Press, (2005)Buffer sizing for minimum energy-delay product by using an approximating polynomial., , and . ACM Great Lakes Symposium on VLSI, page 112-115. ACM, (2003)Technology Mapping for Low Leakage Power with Hot-Carrier Effect Consideration., and . IWLS, page 295-300. (2002)