( en | de | ru )

 

Disambiguation of "Corbera, Francisco"

Author of the publication

copydeleteadd this publication to your clipboard
Pipeline Template for Streaming Applications on Heterogeneous Chips.

, , , , , and . PARCO, volume 27 of Advances in Parallel Computing, page 327-336. IOS Press, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Francisco Castellanos

Francisco Cardiel

Francisco Gaona

Francisco Garcés

Francisco Carabelli

 

Other publications of authors with the same name

Parallel Pipeline on Heterogeneous Multi-processing Architectures., , , , , and . TrustCom/BigDataSE/ISPA (3), page 166-171. IEEE, (2015)978-1-4673-7952-6.Development of a new MOODLE module for a basic course on computer architecture., , , , and . ITiCSE, page 349. ACM, (2008)Accurate Shape Analysis for Recursive Data Structures., , and . LCPC, volume 2017 of Lecture Notes in Computer Science, page 1-15. Springer, (2000)An Experience of e-Assessment in an Introductory Course on Computer Organization., , , , and . ICCS, volume 18 of Procedia Computer Science, page 1436-1445. Elsevier, (2013)Progressive Shape Analysis for Real C Codes., , and . ICPP, page 373-382. IEEE Computer Society, (2001)A Novel Approach for Detecting Heap-Based Loop-Carried Dependences., , , , and . ICPP, page 99-106. IEEE Computer Society, (2005)Parallelizing irregular C codes assisted by interprocedural shape analysis., , , , , and . IPDPS, page 1-12. IEEE, (2008)A New Strategy for Shape Analysis Based on Coexistent Link Sets., , , , and . PARCO, volume 33 of John von Neumann Institute for Computing Series, page 557-564. Central Institute for Applied Mathematics, Jülich, Germany, (2005)Efficiency and productivity for decision making on low-power heterogeneous CPU+GPU SoCs., , , , and . J. Supercomput., 77 (1): 44-65 (2021)Strategies for maximizing utilization on multi-CPU and multi-GPU heterogeneous architectures., , , and . J. Supercomput., 70 (2): 756-771 (2014)