( en | de | ru )

 

Disambiguation of "Tragoudas, Spyros"

Author of the publication

copydeleteadd this publication to your clipboard
Test set enhancement for quality transition faults using function-based methods.

, , and . ACM Great Lakes Symposium on VLSI, page 182-187. ACM, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Spyros Rammos

Spyros Kritsikis

Spyros Thiveos

Spyros Krivas

Spyros Vassilas

 

Other publications of authors with the same name

A Reconfigurable Coarse-grain Data-path for Accelerating Computational Intensive Kernels., , , and . Journal of Circuits, Systems, and Computers, 14 (4): 877-893 (2005)CAD Tools for BIST/DFT and Delay Faults.. The VLSI Handbook, CRC Press, (1999)An improved algorithm for the generalized min-cut partitioning problem.. Great Lakes Symposium on VLSI, page 242-247. IEEE, (1994)Occurrence probability analysis of a path at the architectural level., and . ISQED, page 464-468. IEEE, (2011)Reducing power, area, and delay of threshold logic gates considering non-integer weights., , and . ISCAS, page 1-4. IEEE, (2017)Techniques to Prioritize Paths for Diagnosis., and . IEEE Trans. Very Large Scale Integr. Syst., 18 (4): 658-661 (2010)On the Sensitization Probability of a Critical Path Considering Process Variations and Path Correlations., and . IEEE Trans. Very Large Scale Integr. Syst., 27 (5): 1196-1205 (2019)Using a WLFSR to Embed Test Pattern Pairs in Minimum Time., and . J. Electron. Test., 18 (3): 305-313 (2002)LFSR Characteristic Polynomials for Pseudo-Exhaustive TPG with Low Number of Seeds., and . J. Electron. Test., 19 (3): 233-244 (2003)Radiation Hardened Latch Designs for Double and Triple Node Upsets., and . IEEE Trans. Emerg. Top. Comput., 8 (3): 616-626 (2020)