Author of the publication

A reconfigurable architecture for real-time prediction of neural activity.

, , , , and . ISCAS, page 1869-1872. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Automating custom-precision function evaluation for embedded processors., , , , and . CASES, page 22-31. ACM, (2005)HEALPIX DCT technique for compressing PCA-based illumination adjustable images., , , and . Neural Comput. Appl., 22 (7-8): 1291-1300 (2013)Subthreshold CMOS voltage reference circuit with body bias compensation for process variation., , , , and . IET Circuits Devices Syst., 6 (3): 198-203 (2012)Compact Code-Based Signature for Reconfigurable Devices With Side Channel Resilience., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 67-I (7): 2305-2316 (2020)E-TCAM: An Efficient SRAM-Based Architecture for TCAM., , and . Circuits Syst. Signal Process., 33 (10): 3123-3144 (2014)PipeNTT: A Pipelined Number Theoretic Transform Architecture., , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (10): 4068-4072 (2022)High performance hardware architecture for singular spectrum analysis of Hankel tensors., , , , , , and . Microprocess. Microsystems, (2019)An Efficient Application Specific Instruction Set Processor (ASIP) for Tensor Computation., , and . ASAP, page 37. IEEE, (2019)Customising Hardware Designs for Elliptic Curve Cryptography., , and . SAMOS, volume 3133 of Lecture Notes in Computer Science, page 274-283. Springer, (2004)A hardware-based computational platform for Generalized Laguerre-Volterra MIMO model for neural activities., , , , , and . EMBC, page 7282-7285. IEEE, (2011)