( en | de | ru )

 

Disambiguation of "Hsieh, Ping-Hsuan"

Author of the publication

copydeleteadd this publication to your clipboard
Loop Dynamics Analysis of PAM-4 Mueller-Muller Clock and Data Recovery System.

, , and . IEEE Open J. Circuits Syst., (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shuo-Chun Hsieh

Shelley Ching-yu Hsieh

Ju-Lan Hsieh

Ping-Ping Tsai

Chih-sheng Hsieh

 

Other publications of authors with the same name

Introduction to the Special Section on High-Speed Wireline and Optical Communication Circuits and Systems., , and . IEEE Open J. Circuits Syst., (2021)IoT: Source of test challenges., , , , , , , , , and 4 other author(s). ETS, page 1-10. IEEE, (2016)Technique to Reduce the Resolution Requirement of Digitally Controlled Oscillators for Digital PLLs., and . IEEE Trans. Circuits Syst. II Express Briefs, 54-II (3): 237-241 (2007)Minimizing the Supply Sensitivity of a CMOS Ring Oscillator Through Jointly Biasing the Supply and Control Voltages., , and . IEEE J. Solid State Circuits, 44 (9): 2488-2495 (2009)Introduction to the Special Issue on the 2020 IEEE International Solid-State Circuits Conference (ISSCC)., , , , and . IEEE J. Solid State Circuits, 56 (1): 3-6 (2021)A 13.56-MHz Wireless Power Transfer Transmitter with Impedance Compression Network for Biomedical Applications., and . ISCAS, page 1-5. IEEE, (2020)A 100-MHz radio-frequency energy harvester for passively powered devices., and . ECCTD, page 1-4. IEEE, (2015)28.3 A frequency-defined vernier digital-to-time converter for impulse radar systems in 65nm CMOS., , , , , and . ISSCC, page 474-475. IEEE, (2014)7.7 A 2.16pJ/b 112Gb/s PAM-4 Transceiver with Time-Interleaved 2b/3b ADCs and Unbalanced Baud-Rate CDR for XSR Applications in 28nm CMOS., , , , , and . ISSCC, page 136-138. IEEE, (2024)Minimizing the supply sensitivity of CMOS ring oscillator by jointly biasing the supply and control voltage., , and . CICC, page 531-534. IEEE, (2008)