Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Investigation of Pass Transistor Logic in a 12nm FinFET CMOS Technology.

A. Chinazzo, J. Lappas, C. Weis, Q. Huang, Z. Wu, L. Ni, and N. Wehn. ICECS 2022, page 1-4. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ying Ni

Pedestrian safety at urban signalised intersectionsY. Ni. TU Darmstadt, (2009)

Yi Ni

Ji Ni

Xiaoju Ni

Jianbing Ni

Other publications of authors with the same name

A 3D multi-layer CMOS-RRAM accelerator for neural network.H. Huang, L. Ni, Y. Wang, H. Yu, Z. Wang, Y. Cai, and R. Huang. 3DIC, page 1-5. IEEE, (2016)An energy-efficient and high-throughput bitwise CNN on sneak-path-free digital ReRAM crossbar.L. Ni, Z. Liu, W. Song, J. Yang, H. Yu, K. Wang, and Y. Wang. ISLPED, page 1-6. IEEE, (2017)Distributed In-Memory Computing on Binary RRAM Crossbar.L. Ni, H. Huang, Z. Liu, R. Joshi, and H. Yu. JETC, 13 (3): 36:1-36:18 (2017)AFPR-CIM: An Analog-Domain Floating-Point RRAM-based Compute-In-Memory Architecture with Dynamic Range Adaptive FP-ADC.H. Liu, Z. Qian, W. Wu, H. Ren, Z. Liu, and L. Ni. CoRR, (2024)DW-AES: A Domain-Wall Nanowire-Based AES for High Throughput and Energy-Efficient Data Encryption in Non-Volatile Memory.Y. Wang, L. Ni, C. Chang, and H. Yu. IEEE Trans. Inf. Forensics Secur., 11 (11): 2426-2440 (2016)Revisiting Pass-Transistor Logic Styles in a 12nm FinFET Technology Node.J. Lappas, A. Chinazzo, C. Weis, C. Xia, Z. Wu, L. Ni, and N. Wehn. DATE, page 1083-1084. IEEE, (2022)A Low-Power High-Throughput In-Memory CMOS-ReRAM Accelerator for Large-Scale Deep Residual Neural Networks.Y. Cheng, N. Wong, X. Liu, L. Ni, H. Chen, and H. Yu. ASICON, page 1-4. IEEE, (2019)On-line machine learning accelerator on digital RRAM-crossbar.L. Ni, H. Huang, and H. Yu. ISCAS, page 113-116. IEEE, (2016)VECBEE: A Versatile Efficiency-Accuracy Configurable Batch Error Estimation Method for Greedy Approximate Logic Synthesis.S. Su, C. Meng, F. Yang, X. Shen, L. Ni, W. Wu, Z. Wu, J. Zhao, and W. Qian. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (11): 5085-5099 (2022)Non-Volatile In-Memory Computing by SpintronicsH. Yu, L. Ni, and Y. Wang. Synthesis Lectures on Emerging Engineering Technologies Morgan & Claypool Publishers, (2016)

BibSonomy

Disambiguation of "Ni, Leibin"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Investigation of Pass Transistor Logic in a 12nm FinFET CMOS Technology.

Please choose a person to relate this publication to

Ying Ni

Yi Ni

Ji Ni

Xiaoju Ni

Jianbing Ni

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Ni, Leibin"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Investigation of Pass Transistor Logic in a 12nm FinFET CMOS Technology.

Please choose a person to relate this publication to

Ying Ni

Yi Ni

Ji Ni

Xiaoju Ni

Jianbing Ni

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Investigation of Pass Transistor Logic in a 12nm FinFET CMOS Technology.