Author of the publication

An Area-Efficient, Low-VDD, Highly Reliable Multi-Cell Antifuse System Fully Operative in DRAMs.

, , , , , , , , , , , and . IEICE Trans. Electron., 94-C (10): 1690-1697 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Robust transceiver based on worst-case SINR optimization for MIMO interfering broadcast channels with imperfect channel knowledge., , , , and . ICSPCS, page 1-4. IEEE, (2013)Transmission line impedance design for usb2.0 high-speed signals of smartphone accessories., and . ISCIT, page 122-126. IEEE, (2012)Design and implementation of dual processor block with shared external cache memory., , , and . Microprocess. Microsystems, 20 (10): 595-605 (1997)A seamless coordinator switching (SCS) scheme for wireless personal area network., , , and . IEEE Trans. Consumer Electron., 49 (3): 554-560 (2003)A continuous-time equalizer adopting a clock attenuation tracking technique for digital display interface (DDI)., , and . IEICE Electron. Express, 4 (21): 638-643 (2007)Wide frequency range duty cycle correction circuit for DDR interface., , and . IEICE Electron. Express, 5 (8): 254-259 (2008)All-Digital Duty-Cycle Corrector With a Wide Duty Correction Range for DRAM Applications., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (1): 363-367 (2016)A 120-MHz-1.8-GHz CMOS DLL-Based Clock Generator for Dynamic Frequency Scaling., , , , and . IEEE J. Solid State Circuits, 41 (9): 2077-2082 (2006)Practical approach to power integrity-driven design process for power-delivery networks., , , , , and . IET Circuits Devices Syst., 10 (5): 448-455 (2016)A low power digital servo architecture for optical disc., , , and . IEEE Trans. Consumer Electronics, 47 (3): 534-541 (2001)