( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Design and Synthesis for Testability of Synchronous Sequential Circuits Based on Strong-Connectivity.

, и . FTCS, стр. 492-501. IEEE Computer Society, (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sudhakar Peddireddi

Padhmanand Sudhakar

Edamakanti Chandrakanth Reddy

Malgi Prasad Reddy

Martin Reddy

 

Другие публикации лиц с тем же именем

Guaranteed convergence in a class of Hopfield networks., , и . IEEE Trans. Neural Networks, 3 (6): 951-961 (1992)Random error and burst correction by iterated codes., и . IEEE Trans. Inf. Theory, 18 (1): 182-185 (1972)Random Test Generation With Input Cube Avoidance., и . IEEE Trans. Very Large Scale Integr. Syst., 17 (1): 45-54 (2009)Path Selection for Transition Path Delay Faults., и . IEEE Trans. Very Large Scale Integr. Syst., 18 (3): 401-409 (2010)A Repair-for-Diagnosis Methodology for Logic Circuits., , , и . IEEE Trans. Very Large Scale Integr. Syst., 26 (11): 2254-2267 (2018)Resynthesis of combinational logic circuits for improved path delay fault testability using comparison units., и . IEEE Trans. Very Large Scale Integr. Syst., 9 (5): 679-689 (2001)Embedded Totally Self-Checking Checkers: A Practical Design., и . IEEE Des. Test Comput., 7 (4): 5-12 (1990)Static test compaction for diagnostic test sets of full-scan circuits., и . IET Comput. Digit. Tech., 4 (5): 365-373 (2010)Same/different fault dictionary: an extended pass/fail fault dictionary with improved diagnostic resolution., и . IET Comput. Digit. Tech., 3 (1): 85-93 (2009)Primary input cones based on test sequences in synchronous sequential circuits., и . IET Comput. Digit. Tech., 5 (1): 16-24 (2011)