( en | de | ru )

 

Disambiguation of "Singh, Anant"

Author of the publication

copydeleteadd this publication to your clipboard
A 2ns-read-latency 4Mb embedded floating-body memory macro in 45nm SOI technology.

, , , , , , , , , and . ISSCC, page 460-461. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Anant Patel

Anant Sahai

Anant Eungwanichayapant

Edwin Ananta

Martin Anantharaman

 

Other publications of authors with the same name

Physical Insights into Phosphorene Transistor Degradation Under Exposure to Atmospheric Conditions and Electrical Stress., , , , , , , and . IRPS, page 1-4. IEEE, (2020)A 1.02pJ/b 417Gb/s/mm USR Link in 16nm FinFET., , , , , , , , , and 20 other author(s). VLSI Circuits, page 92-. IEEE, (2019)A 1.02-pJ/b 20.83-Gb/s/Wire USR Transceiver Using CNRZ-5 in 16-nm FinFET., , , , , , , , , and 18 other author(s). IEEE J. Solid State Circuits, 55 (4): 1108-1123 (2020)Decoding Emotions: A comprehensive Multilingual Study of Speech Models for Speech Emotion Recognition., and . CoRR, (2023)26.3 A pin- and power-efficient low-latency 8-to-12Gb/s/wire 8b8w-coded SerDes link for high-loss channels in 40nm technology., , , , , , , , , and 7 other author(s). ISSCC, page 442-443. IEEE, (2014)A 2ns-read-latency 4Mb embedded floating-body memory macro in 45nm SOI technology., , , , , , , , , and . ISSCC, page 460-461. IEEE, (2009)Have Large Language Models Developed a Personality?: Applicability of Self-Assessment Tests in Measuring Personality in LLMs., , , , and . CoRR, (2023)Z-RAM® ultra-dense memory for 90nm and below., , and . Hot Chips Symposium, page 1-35. IEEE, (2006)10.1 A pin-efficient 20.83Gb/s/wire 0.94pJ/bit forwarded clock CNRZ-5-coded SerDes up to 12mm for MCM packages in 28nm CMOS., , , , , , , , , and 12 other author(s). ISSCC, page 182-183. IEEE, (2016)Short-Reach and Pin-Efficient Interfaces Using Correlated NRZ., , , , , , , , , and 11 other author(s). CICC, page 1-8. IEEE, (2020)