( en | de | ru )

 

Disambiguation of "Muzio, Jon C."

Author of the publication

copydeleteadd this publication to your clipboard
A class of two-place three-valued unary generators.

, and . Notre Dame J. Formal Log., 21 (1): 148-154 (1980)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Muzio Grilli

Roman Muziol

Jon Paunescu

Jon Vlad

Jon Fimian

 

Other publications of authors with the same name

Three Cell Structures for Ternary Cellular Arrays., and . IEEE Trans. Computers, 26 (12): 1191-1202 (1977)Concerning Completeness and Abelian Semigroups.. Math. Log. Q., 22 (1): 85-86 (1976)Notes on "Complexity of the lookup-table minimization problem for FPGA technology mapping"., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (12): 1588-1590 (1996)Space compaction for multiple-output circuits., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 7 (10): 1105-1113 (1988)Quantitative analysis for linear hybrid cellular automata and LFSR as built-in self-test generators for sequential faults., , , and . J. Electron. Test., 7 (3): 209-221 (1995)Boolean Matrix Transforms for the Minimization of Modulo-2 Canonical Expansions., and . IEEE Trans. Computers, 41 (3): 342-348 (1992)TOP: An Algorithm for Three-Level Optimization of PLDs., , , and . DATE, page 751. IEEE Computer Society / ACM, (2000)The Evaluation of Full Sensitivity for Test Generation in MVL Circuits., , and . ISMVL, page 104-111. IEEE Computer Society, (1995)Analyzing and improving delay defect tolerance in pipelined combinational circuits., and . DFT, page 181-188. IEEE Computer Society, (1995)Easily Testable Multiple-Valued Logic Circuits Derived from Reed-Muller Circuits., and . IEEE Trans. Computers, 49 (11): 1285-1289 (2000)