( en | de | ru )

 

Disambiguation of "Lee, Kyongsu"

Author of the publication

copydeleteadd this publication to your clipboard
MA-Opt: Reinforcement Learning-based Analog Circuit Optimization using Multi-Actors.

, , , and . DATE, page 1-5. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xavier Lee Lee

Bongsoo Lee

The role of negative regulators in coordination of the Myxococcus xanthus developmental program. Uni Marburg, (2009)

Min-Hi Lee

Induction and regulation of antiviral defence mechanisms through intracytoplasmic sensors. HU Berlin, (2009)

Viktor Lee

Hyemin Lee

 

Other publications of authors with the same name

On-chip jitter tolerance measurement technique for CDR circuits., , and . ISCAS, page 1602-1605. IEEE, (2015)Half-Rate Clock-Embedded Source Synchronous Transceivers in 130-nm CMOS., and . IEEE Trans. Very Large Scale Integr. Syst., 22 (10): 2093-2102 (2014)Precise time-difference repetition for TDC with delay mismatch cancelling scheme., , , and . IEICE Electron. Express, 12 (21): 20150752 (2015)A 143nW Glucose-Monitoring Smart Contact Lens IC with a Dual-Mode Transmitter for Wireless-Powered Backscattering and RF-Radiated Transmission Using a Single Loop Antenna., , , , , , , and . VLSI Circuits, page 294-. IEEE, (2019)Design and Analysis of a Low-Power Ternary SRAM., , , and . ISCAS, page 1-4. IEEE, (2021)A 0.8-to-6.5 Gb/s Continuous-Rate Reference-Less Digital CDR With Half-Rate Common-Mode Clock-Embedded Signaling., and . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (4): 482-493 (2016)Avoiding noise frequency interference with binary phase pulse driving and CDS for capacitive TSP controller., , , and . IEICE Electron. Express, 11 (21): 20140837 (2014)MA-Opt: Reinforcement Learning-based Analog Circuit Optimization using Multi-Actors., , , and . DATE, page 1-5. IEEE, (2023)A 1.1 mW/Gb/s 10 Gbps half-rate clock-embedded transceiver for high-speed links in 65 nm CMOS., , , , and . IEICE Electron. Express, 11 (17): 20140671 (2014)A 200-Mb/s to 3-Gb/s wide-band referenceless CDR using bidirectional frequency detector., , , and . ISOCC, page 259-260. IEEE, (2016)