( en | de | ru )

 

Disambiguation of "Turvani, Giovanna"

Author of the publication

copydeleteadd this publication to your clipboard
Towards Logic-In-Memory circuits using 3D-integrated Nanomagnetic logic.

, , , , , and . ICRC, page 1-8. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Giovanna Giuliano

Giovanna Barba

Giovanna Gratz

Giovanna Lorenz

Giovanna Ferrari

 

Other publications of authors with the same name

SCERPA: A Self-Consistent Algorithm for the Evaluation of the Information Propagation in Molecular Field-Coupled Nanocomputing., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (10): 2749-2760 (2020)Towards Compact Modeling of Noisy Quantum Computers: A Molecular-Spin-Qubit Case of Study., , , , and . ACM J. Emerg. Technol. Comput. Syst., 18 (1): 11:1-11:26 (2022)Advances in Molecular Quantum Computing: from Technological Modeling to Circuit Design., , , and . ISVLSI, page 132-137. IEEE, (2020)ToPoliNano: nanoarchitectures design made real., , , , , and . NANOARCH, page 160-167. ACM, (2012)SCERPA Simulation of Clocked Molecular Field-Coupling Nanocomputing., , , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (3): 558-567 (2021)Parallel Computation in the Racetrack Memory., , , and . IEEE Trans. Emerg. Top. Comput., 10 (2): 1216-1221 (2022)Hybrid-SIMD: A Modular and Reconfigurable Approach to Beyond von Neumann Computing., , , , , , , and . IEEE Trans. Computers, 71 (9): 2287-2299 (2022)Efficient and reliable fault analysis methodology for nanomagnetic circuits., , , , , , and . Int. J. Circuit Theory Appl., 45 (5): 660-680 (2017)Exploiting the Logic-In-Memory paradigm for speeding-up data-intensive algorithms., , , , , and . Integr., (2019)ToPoliNano: A CAD Tool for Nano Magnetic Logic., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (7): 1061-1074 (2017)