Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Multi-pumping for resource reduction in FPGA high-level synthesis., , and . DATE, page 194-197. EDA Consortium San Jose, CA, USA / ACM DL, (2013)LegUp: An open-source high-level synthesis tool for FPGA-based processor/accelerator systems., , , , , , , and . ACM Trans. Embed. Comput. Syst., 13 (2): 24:1-24:27 (2013)Low-cost hardware profiling of run-time and energy in FPGA embedded processors., , , and . ASAP, page 61-68. IEEE Computer Society, (2011)LegUp: high-level synthesis for FPGA-based processor/accelerator systems., , , , , , , and . FPGA, page 33-36. ACM, (2011)Profiling-driven multi-cycling in FPGA high-level synthesis., , , , , and . DATE, page 31-36. ACM, (2015)From C to Blokus Duo with LegUp high-level synthesis., , , , , , , , , and 2 other author(s). FPT, page 486-489. IEEE, (2013)Impact of Cache Architecture and Interface on Performance and Area of FPGA-Based Processor/Parallel-Accelerator Systems., , , , , and . FCCM, page 17-24. IEEE Computer Society, (2012)The Effect of Compiler Optimizations on High-Level Synthesis for FPGAs., , , , , , and . FCCM, page 89-96. IEEE Computer Society, (2013)From software to accelerators with LegUp high-level synthesis., , , , , , , , , and 2 other author(s). CASES, page 18:1-18:9. IEEE, (2013)Modulo SDC scheduling with recurrence minimization in high-level synthesis., , and . FPL, page 1-8. IEEE, (2014)