( en | de | ru )

 

Disambiguation of "Muscedere, Roberto"

Author of the publication

copydeleteadd this publication to your clipboard
A secure scan chain using a phase locking system and a reconfigurable LFSR.

, , and . CCECE, page 1-4. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Roberto Cruccolini

Roberto Sala

Roberto Fornari

Roberto Minakawa

Roberto Vinco

 

Other publications of authors with the same name

High performance prime field multiplication for GPU., , and . ISCAS, page 93-96. IEEE, (2012)A RISC architecture for 2DLNS-based signal processing., and . Int. J. High Perform. Syst. Archit., 3 (2/3): 149-156 (2011)Resonant-based test method for MEMS devices., , , and . ICECS, page 423-426. IEEE, (2014)A Delay Generation Technique for Narrow Time Interval Measurement., , , and . IEEE Trans. Instrumentation and Measurement, 58 (7): 2245-2252 (2009)A Simple Central Processing Unit with Multi-Dimensional Logarithmic Number System Extensions., and . ASAP, page 342-345. IEEE Computer Society, (2007)Reliability of Physical Unclonable Function under Temperature and Supply Voltage Variations., , and . MWSCAS, page 1008-1011. IEEE, (2018)A Hardware Efficient Very Large Bit Word Binary to Double Base Number System Converter for Encryption Applications.. ISCAS, page 1373-1376. IEEE, (2007)A hardware accelerated proportional text layout and placement engine., and . CCECE, page 1-4. IEEE, (2017)A software tool for generating optimized multipartite table parameters., and . CCECE, page 1-4. IEEE, (2017)An Efficient Spiking Neuron Hardware System Based on the Hardware-Oriented Modified Izhikevich Neuron (HOMIN) Model., , and . ISCAS, page 1-2. IEEE, (2020)