Author of the publication

A novel floating-gate multiple-valued signal to binary signal converter.

, , , and . ICECS, page 575-578. IEEE, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Aunet, Snorre
add a person with the name Aunet, Snorre
 

Other publications of authors with the same name

Pseudo Floating-Gate Inverter with Feedback Control., , and . VLSI-SoC, page 272-277. IEEE, (2006)Six Subthreshold Full Adder Cells Characterized in 90 nm CMOS Technology., and . DDECS, page 27-32. IEEE Computer Society, (2006)Novel recharge semi-floating-gate CMOS logic for multiple-valued systems., , , and . ISCAS (5), page 193-196. IEEE, (2003)Exploiting short channel effects and multi-Vt technology for increased robustness and reduced energy consumption, with application to a 16-bit subthreshold adder implemented in 65 nm CMOS., , and . ECCTD, page 1-4. IEEE, (2015)Band Pass Pseudo Floating-Gate Amplifier., , , and . ICECS, page 506-509. IEEE, (2007)Improving Yield and Defect Tolerance in Subthreshold CMOS Through Output-Wired Redundancy., and . J. Electron. Test., 24 (1-3): 157-163 (2008)Performance of CMOS and Floating-Gate Full-Adders Circuits at Subthreshold Power Supply., and . PATMOS, volume 4644 of Lecture Notes in Computer Science, page 536-545. Springer, (2007)A novel floating-gate multiple-valued signal to binary signal converter., , , and . ICECS, page 575-578. IEEE, (2002)A 0.3 V floating-gate differential amplifier input stage with tunable gain., , , , and . ICECS, page 413-416. IEEE, (2001)Yield-oriented energy and performance model for subthreshold circuits with Vth variations., and . DDECS, page 193-198. IEEE Computer Society, (2013)