Author of the publication

Transient Fault Tolerance on Chip Multiprocessor Based on Dual and Triple Core Redundancy.

, , and . PRDC, page 273-280. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 2/3 Dual-Modulus Prescaler Using Complementary Clocking NMOS-Like Blocks., , , , and . Journal of Circuits, Systems, and Computers, 24 (7): 1550109:1-1550109:23 (2015)Protecting Mass Data Basing on Small Trusted Agent., , , and . ISPEC, volume 3439 of Lecture Notes in Computer Science, page 362-373. Springer, (2005)A 6.35Mbps 1024-bit RSA crypto coprocessor in a 0.18um CMOS technology., , , and . VLSI-SoC, page 216-221. IEEE, (2006)Mac or Non-MAC: not a Problem., , , , and . J. Circuits Syst. Comput., (2014)Design of a Configurable Embedded Processor Architecture for DSP Functions., , , and . ICPADS (2), page 27-31. IEEE Computer Society, (2005)Applying multiple criteria decision making to improve security architecture development., , and . InfoSecu, page 244-246. ACM, (2004)Research on Fast Block Participation Mode Selection Algorithm in H.264., , , and . ACIS-ICIS, page 111-113. IEEE Computer Society, (2005)The P2P Communication Model for a Local Memory based Multi-core Processor., , , and . ICYCS, page 1354-1359. IEEE Computer Society, (2008)A Framework to Evaluate the Trade-off among AVF Performance and Area of Soft Error Tolerant Microprocessors., , and . DFT, page 184-192. IEEE Computer Society, (2008)Modified Triple Modular Redundancy Structure based on Asynchronous Circuit Technique., , , , and . DFT, page 184-196. IEEE Computer Society, (2006)