( en | de | ru )

 

Disambiguation of "Sangiovanni-Vincentelli, Alberto L."

Author of the publication

copydeleteadd this publication to your clipboard
Design Automation of Electronic Systems: Past Accomplishments and Challenges Ahead Scanning the Issue.

, , , and . Proc. IEEE, 103 (11): 1952-1957 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Valerio Sangiovanni

Alberto Moreira

Alberto Fierro

Alberto Ricco

Alberto Moreira

 

Other publications of authors with the same name

Maximizing the stability radius of a set of systems under real-time scheduling constraints., , , and . IEEE Trans. Autom. Control., 50 (11): 1790-1795 (2005)Optimal synthesis of communication procedures in real-time synchronous reactive models., , and . IEEE Trans. Ind. Informatics, 6 (4): 729-743 (2010)DAC Turns 40!. IEEE Des. Test Comput., 20 (3): 90-96 (2003)Solution of piecewise-linear ordinary differential equations using waveform relaxation and laplace transforms., and . IEEE Trans. Syst. Man Cybern., 13 (4): 465-469 (1983)Exploiting Uncertainties from Ensemble Learners to Improve Decision-Making in Healthcare AI., , , , and . CoRR, (2020)A One-Class Support Vector Machine Calibration Method for Time Series Change Point Detection., , , , and . ICPHM, page 1-5. IEEE, (2019)Detecting and Diagnosing Incipient Building Faults Using Uncertainty Information from Deep Neural Networks., , , , , and . ICPHM, page 1-8. IEEE, (2019)Performance analysis of collaborative spatio-temporal processing for wireless sensor networks., , , , and . CCNC, page 325-329. IEEE, (2006)Uniprocessor scheduling under precedence constraints for embedded systems design., , , and . ACM Trans. Embed. Comput. Syst., 7 (1): 6:1-6:30 (2007)Multiple-Valued Minimization for PLA Optimization., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 6 (5): 727-750 (1987)