( en | de | ru )

 

Disambiguation of "Komatsu, Satoshi"

Author of the publication

copydeleteadd this publication to your clipboard
SAT-based ATPG testing of inter- and intra-gate bridging faults.

, , , , , and . ECCTD, page 643-646. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Guido Komatsu

Satoshi Ejima

Eiichiro Komatsu

Satoshi Okawa

Satoshi Otomo

 

Other publications of authors with the same name

Low Power Micoprocessors for Comparative Study on Bus Architecture and Multiplexer Architecture., , and . ASP-DAC, page 323-324. IEEE, (1998)Dynamically reconfigurable protocol transducer., , , , and . FPT, page 341-344. IEEE, (2006)Interconnect-Aware Pipeline Synthesis for Array-Based Architectures., , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 92-A (6): 1464-1475 (2009)Comparative Study On Verilog-Based And C-Based Hardware Design Education., , , , and . MSE, page 41-42. IEEE Computer Society, (2003)Power integrity control of ATE for emulating power supply fluctuations on customer environment., , , , , and . ITC, page 1-10. IEEE Computer Society, (2012)An automatic test generation framework for digitally-assisted adaptive equalizers in high-speed serial links., , , , and . DATE, page 1755-1760. IEEE Computer Society, (2010)SAT-based ATPG testing of inter- and intra-gate bridging faults., , , , , and . ECCTD, page 643-646. IEEE, (2009)Dynamic Power Integrity Control of ATE for Eliminating Overkills and Underkills in Device Testing., , , , and . J. Electron. Test., 32 (3): 257-271 (2016)A low-voltage hysteresis comparator for low power applications., and . ICECS, page 427-430. IEEE, (2017)Pipeline Scheduling for Array Based Reconfigurable Architectures Considering Interconnect Delays., , , and . FPT, page 137-144. IEEE, (2005)