( en | de | ru )

 

Disambiguation of "Cheung, Peter Y. K."

Author of the publication

copydeleteadd this publication to your clipboard
A Digit-Serial Structure for Reconfigurable Multipliers.

, , and . FPL, volume 2147 of Lecture Notes in Computer Science, page 565-573. Springer, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mutlu Kocab y k

Giselle Cheung

Tobias Cheung

Alvin Cheung

Frank Cheung

 

Other publications of authors with the same name

Model-based fault diagnosis of sequential circuits and its acceleration., , and . EURO-DAC, page 224-229. EEE Computer Society, (1991)Kernel-based Adaptive Image Sampling., , and . VISAPP (1), page 25-32. SciTePress, (2014)A Gaussian Noise Generator for Hardware-Based Simulations., , , and . IEEE Trans. Computers, 53 (12): 1523-1534 (2004)Performance Comparison of Graphics Processors to Reconfigurable Logic: A Case Study., , , and . IEEE Trans. Computers, 59 (4): 433-448 (2010)Dynamic voltage & frequency scaling with online slack measurement., , and . FPGA, page 65-74. ACM, (2014)Automating custom-precision function evaluation for embedded processors., , , , and . CASES, page 22-31. ACM, (2005)Degradation in FPGAs: measurement and modelling., , , and . FPGA, page 229-238. ACM, (2010)Improved delay measurement method in FPGA based on transition probability., and . FPGA, page 163-172. ACM, (2011)Parametric Yield Modeling and Simulations of FPGA Circuits Considering Within-Die Delay Variations., and . ACM Trans. Reconfigurable Technol. Syst., 1 (2): 10:1-10:28 (2008)Data-reuse exploration under an on-chip memory constraint for low-power FPGA-based systems., , , and . IET Comput. Digit. Tech., 3 (3): 235-246 (2009)