Author of the publication

PMD: A Low-Power Code for Networks-on-Chip Based on Virtual Channels.

, , , and . PATMOS, volume 5349 of Lecture Notes in Computer Science, page 219-228. Springer, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

On the Design of a Reconfigurable Multiplier for Integer and Galois Field Multiplication., , , , and . ReCoSoC, page 185-191. Univ. Montpellier II, (2007)The XPP Architecture and Its Co-simulation Within the Simulink Environment., , , , , and . FPL, volume 3203 of Lecture Notes in Computer Science, page 761-770. Springer, (2004)Power Consumption in Point-to-Point Interconnect Architectures., , , and . SBCCI, page 155-162. IEEE Computer Society, (2002)Functional modeling techniques for a wireless LAN OFDM transceiver., , , and . ISCAS (4), page 3970-3973. IEEE, (2005)Design and Implementation of a Multi-Core Architecture for Overhead Processing in Optical Transport Networks., , , , , and . ReCoSoC, page 151-156. Univ. Montpellier II, (2005)HW/SW design and realization of a size-reconfigurable DCT accelerator., , , and . ICECS, page 1-4. IEEE, (2005)Low-Power Coding for Networks-on-Chip with Virtual Channels., , , and . J. Low Power Electron., 5 (1): 77-84 (2009)Power Estimation Based on Transition Activity Analysis with an Architecture Precise Rapid Prototyping System., , , and . IEEE International Workshop on Rapid System Prototyping, page 138-. IEEE Computer Society, (2002)An Analog On-Chip Adaptive Body Bias Calibration for Reducing Mismatches in Transistor Pairs., , , and . DATE, page 698-703. ACM, (2008)Signal Activity Analysis for High-Level Power Estimation in Time-Shared Linear Systems., , and . J. Low Power Electron., 3 (2): 189-198 (2007)