( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Constrained test generation for embedded synchronous sequential circuits with serial-input access.

. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (1): 164-172 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Irith Baumann

Irith Wiegand

Irith Bittmann

Alexander Pomeranz

Irith Bittmann

 

Другие публикации лиц с тем же именем

Functional Broadside Tests with Minimum and Maximum Switching Activity., и . J. Low Power Electron., 4 (3): 429-437 (2008)Multicycle Tests With Fault Detection Test Data for Improved Logic Diagnosis.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (5): 1587-1591 (2022)Maximal Independent Fault Set for Gate-Exhaustive Faults.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (3): 598-602 (2021)Storage-Based Logic Built-in Self-Test With Multicycle Tests.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (10): 3553-3557 (2022)Vector-restoration-based static compaction using random initial omission., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (11): 1587-1592 (2004)Pass/Fail Data for Logic Diagnosis Under Bounded Transparent Scan.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (11): 4862-4872 (2022)Two-Dimensional Test Generation Objective.. ATS, стр. 108-113. IEEE, (2022)Usable Circuits with Imperfect Scan Logic.. ATS, стр. 156-161. IEEE, (2022)A Functional Fault Model with Implicit Fault Effect Propagation Requirements., , и . ATS, стр. 95-102. IEEE, (2006)To Overtest Or Not To Overtest - More Questions Than Answers.. ATS, стр. 125. IEEE, (2006)