Author of the publication

Toward Temperature Tracking With Unipolar Metal-Oxide Thin-Film SAR C-2C ADC on Plastic.

, , , , , , , and . IEEE J. Solid State Circuits, 53 (8): 2263-2272 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design and Synthesis of Pareto Buffers Offering Large Range Runtime Energy/Delay Tradeoffs Via Combined Buffer Size and Supply Voltage Tuning., , , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (1): 117-127 (2009)Fully Integrated CMOS EME-Suppressing Current Regulator for Automotive Electronics., and . IEEE Trans. Circuits Syst. I Regul. Pap., 59-I (2): 266-275 (2012)A Differential Transmission Gate Design Flow for Minimum Energy Sub-10-pJ/Cycle ARM Cortex-M0 MCUs., and . IEEE J. Solid State Circuits, 52 (7): 1904-1914 (2017)A high-voltage output driver in a 2.5-V 0.25-μm CMOS technology., , , and . IEEE J. Solid State Circuits, 40 (3): 576-583 (2005)Design Margin Reduction Through Completion Detection in a 28-nm Near-Threshold DSP Processor., and . IEEE J. Solid State Circuits, 57 (2): 651-660 (2022)A Thin-Film, a-IGZO, 128b SRAM and LPROM Matrix With Integrated Periphery on Flexible Foil., , , , , , , and . IEEE J. Solid State Circuits, 52 (11): 3095-3103 (2017)Dense, 11 V-Tolerant, Balanced Stimulator IC with Digital Time-Domain Calibration for $100 nA Error., and . IEEE Trans. Biomed. Circuits Syst., 17 (5): 1166-1176 (October 2023)An End-to-End Dual ASIC OFDM Transceiver for Ultrasound In-Body Communication., , and . IEEE Trans. Biomed. Circuits Syst., 17 (4): 664-673 (August 2023)Variation-resilient sub-threshold circuit solutions for ultra-low-power Digital Signal Processors with 10MHz clock frequency., and . ESSCIRC, page 474-477. IEEE, (2012)A low leakage 500MHz 2T embedded dynamic memory with integrated semi-transparent refresh., , and . ESSCIRC, page 523-526. IEEE, (2011)