( en | de | ru )

 

Disambiguation of "Gorjiara, Bita"

Author of the publication

copydeleteadd this publication to your clipboard
Generic netlist representation for system and PE level design exploration.

, , , and . CODES+ISSS, page 282-287. ACM, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Bita Gholamalizadeh

Bita Bakhschai

Bita Fesidis

Bita Boozari

Bita Kolahgar

 

Other publications of authors with the same name

C-based design flow: a case study on G.729A for voice over internet protocol (VoIP)., , and . DAC, page 72-75. ACM, (2008)Generic netlist representation for system and PE level design exploration., , , and . CODES+ISSS, page 282-287. ACM, (2006)Fast and efficient voltage scheduling by evolutionary slack distribution., , , , and . ASP-DAC, page 659-662. IEEE Computer Society, (2004)Automatic architecture refinement techniques for customizing processing elements., and . DAC, page 379-384. ACM, (2008)Designing a custom architecture for DCT using NISC technology., , and . ASP-DAC, page 116-117. IEEE, (2006)Integrating Power Management into Distributed Real-time Systems at Very Low Implementation Cost., , and . ASP-DAC, page 872-877. IEEE Computer Society, (2007)FPGA-friendly code compression for horizontal microcoded custom IPs., and . FPGA, page 108-115. ACM, (2007)Custom Processor Design Using NISC: A Case-Study on DCT algorithm., and . ESTIMedia, page 55-60. IEEE Computer Society, (2005)A Graph Based Algorithm for Data Path Optimization in Custom Processors., , , and . DSD, page 496-503. IEEE Computer Society, (2006)Merged Dictionary Code Compression for FPGA Implementation of Custom Microcoded PEs., , and . ACM Trans. Reconfigurable Technol. Syst., 1 (2): 11:1-11:21 (2008)