( en | de | ru )

 

Disambiguation of "Goossens, Joël"

Author of the publication

copydeleteadd this publication to your clipboard
Power minimization for parallel real-time systems with malleable jobs and homogeneous frequencies.

, , , and . RTCSA, page 1-10. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hans Joël

Georg Joël

Ernst Joël

Karl Guenter Joël

Manuel Joël

 

Other publications of authors with the same name

Techniques Optimizing the Number of Processors to Schedule Multi-threaded Tasks., , , and . ECRTS, page 321-330. IEEE Computer Society, (2012)Feasibility intervals for homogeneous multicores, asynchronous periodic tasks, and FJP schedulers., , and . RTNS, page 277-286. ACM, (2013)ACCEPTOR: a model and a protocol for real-time multi-mode applications on reconfigurable heterogeneous platforms., , , and . RTNS, page 209-219. ACM, (2019)Mode Change Protocol for Multi-Mode Real-Time Systems upon Identical Multiprocessors, and . CoRR, (2008)Job partitioning strategies for multiprocessor scheduling of real-time periodic tasks with restricted migrations., , , , and . RTNS, page 141-150. ACM, (2012)Scheduling with preemption delays: anomalies and issues., , , , and . RTNS, page 109-118. ACM, (2015)Periodicity of real-time schedules for dependent periodic tasks on identical multiprocessor platforms., , and . Real Time Syst., 52 (6): 808-832 (2016)Multiprocessor schedulability of arbitrary-deadline sporadic tasks: complexity and antichain algorithm., , and . Real Time Syst., 49 (2): 171-218 (2013)Template schedule construction for global real-time scheduling on unrelated multiprocessor platforms., , , and . DATE, page 216-221. IEEE, (2020)A study of predictable execution models implementation for industrial data-flow applications on a multi-core platform with shared banked memory., , , , and . RTSS, page 283-295. IEEE, (2020)