( en | de | ru )

 

Disambiguation of "Pan, David Z."

Author of the publication

copydeleteadd this publication to your clipboard
ROQ: A Noise-Aware Quantization Scheme Towards Robust Optical Neural Networks with Low-bit Controls.

, , , , , and . DATE, page 1586-1589. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

David Tse-chien Pan

Z Taufig

Xiaoqing Pan

Petra Pan

Weiqing Pan

 

Other publications of authors with the same name

Global Routing., and . Encyclopedia of Algorithms, (2016)A High-Performance Triple Patterning Layout Decomposer with Balanced Density., , , , , and . CoRR, (2014)Machine learning for IC design and technology co-optimization in extreme scaling.. VLSI-DAT, page 1. IEEE, (2018)EPIC: Efficient prediction of IC manufacturing hotspots with a unified meta-classification formulation., , , and . CoRR, (2014)On the Approximation Resiliency of Logic Locking and IC Camouflaging Schemes., , , , and . IEEE Trans. Inf. Forensics Secur., 14 (2): 347-359 (2019)OSFA: A New Paradigm of Aging Aware Gate-Sizing for Power/Performance Optimizations Under Multiple Operating Conditions., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (10): 1618-1629 (2016)Methodology for Standard Cell Compliance and Detailed Placement for Triple Patterning Lithography., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (5): 726-739 (2015)Skew Management of NBTI Impacted Gated Clock Trees., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (6): 918-927 (2013)Double Patterning Layout Decomposition for Simultaneous Conflict and Stitch Minimization., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (2): 185-196 (2010)MrDP: Multiple-Row Detailed Placement of Heterogeneous-Sized Cells for Advanced Nodes., , , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (6): 1237-1250 (2018)