( en | de | ru )

 

Disambiguation of "Salehi, Mostafa E."

Author of the publication

copydeleteadd this publication to your clipboard
Fast and accurate architectural vulnerability analysis for embedded processors using Instruction Vulnerability Factor.

, , , and . Microprocess. Microsystems, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jila Salehi

Djavid Salehi

Mohammad Salehi

Mahsa Salehi

Manssur Salehi

 

Other publications of authors with the same name

Reliability-Aware Voltage Scaling of Multicore Processors in Dark Silicon Era., and . TopHPC, volume 33 of Advances in Parallel Computing, page 242-262. IOS Press, (2017)Customized pipeline and instruction set architecture for embedded processing engines., , and . J. Supercomput., 68 (2): 948-977 (2014)A Fast Fault-Tolerant Architecture for Sauvola Local Image Thresholding Algorithm Using Stochastic Computing., and . IEEE Trans. Very Large Scale Integr. Syst., 24 (2): 808-812 (2016)An analytical method for reliability aware instruction set extension., , and . J. Supercomput., 67 (1): 104-130 (2014)Instruction set architectural guidelines for embedded packet-processing engines., , and . J. Syst. Archit., 58 (3-4): 112-125 (2012)Fast and accurate architectural vulnerability analysis for embedded processors using Instruction Vulnerability Factor., , , and . Microprocess. Microsystems, (2016)An accurate model for soft error rate estimation considering dynamic voltage and frequency scaling effects., , , and . Microelectron. Reliab., 51 (2): 460-467 (2011)Quantitative analysis of packet-processing applications regarding architectural guidelines for network-processing-engine development., and . J. Syst. Archit., 55 (7-9): 373-386 (2009)Ultralow-Energy Variation-Aware Design: Adder Architecture Study., , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (3): 1165-1168 (2016)MuBiNN: Multi-Level Binarized Recurrent Neural Network for EEG Signal Classification., , , and . ISCAS, page 1-5. IEEE, (2020)