( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Subpixel Interpolation Disparity Refinement for Semi-Global Matching.

, , , , , , и . APCCAS, стр. 105-109. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Fengwei Wang

Fengwei Guo

Fengwei Li

An Mengi

An You

 

Другие публикации лиц с тем же именем

Dynamically reconfigurable system for LVQ-based on-chip learning and recognition., , , и . ISCAS, стр. 1338-1341. IEEE, (2016)A SoPC architecture for nearest-neighbor based learning and recognition., , и . ISPACS, стр. 147-152. IEEE, (2014)A K-Means-Based Multi-Prototype High-Speed Learning System with FPGA-Implemented Coprocessor for 1-NN Searching., , и . IEICE Trans. Inf. Syst., 95-D (9): 2327-2338 (2012)Efficient VLSI Architecture for Edge Sensing Anti-Aliasing Demosaicing., , , , , , и . ICTA, стр. 105-106. IEEE, (2021)An Energy-Efficient, Resource-Efficient and High Frame-Rate End-to-End Pedestrian Detector Using HOG-SVM for Intelligent Edge Devices., , , , , , , и . IECON, стр. 1-6. IEEE, (2023)A Dynamic JPEG CODEC with Adaptive Quantization Table for Frame Storage Compression., , , , и . APCCAS, стр. 119-122. IEEE, (2022)FPGA-based object detection processor with HOG feature and SVM classifier., , , и . SoCC, стр. 187-190. IEEE, (2019)Object-recognition VLSI for pedestrian detection in automotive applications., , , и . ASICON, стр. 651-653. IEEE, (2017)LVQ neural network SoC adaptable to different on-chip learning and recognition applications., , , , и . APCCAS, стр. 623-626. IEEE, (2014)Asynchronous Double-Frame-Exposure Binocular-Camera With Pixel-Level Pipeline Architecture for High-Speed Motion Tracking., , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 69 (6): 2967-2971 (2022)