Author of the publication

RAFT: A router architecture with frequency tuning for on-chip networks.

, , , , , , and . J. Parallel Distributed Comput., 71 (5): 625-640 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Towards hybrid last level caches for chip-multiprocessors., , , and . SIGARCH Comput. Archit. News, 36 (2): 56-63 (2008)Towards modeling & analysis of consolidated CMP servers., , and . SIGARCH Comput. Archit. News, 36 (2): 38-45 (2008)Advances in Microprocessor Cache Architectures Over the Last 25 Years., , , , , , , , and . IEEE Micro, 41 (6): 78-88 (2021)Characterization and Evaluation of Cache Hierarchies for Web Servers.. World Wide Web, 7 (3): 259-280 (2004)Visual IoT: Architectural Challenges and Opportunities; Toward a Self-Learning and Energy-Neutral IoT., and . IEEE Micro, 36 (6): 45-49 (2016)VM3: Measuring, modeling and managing VM shared resources., , , , , and . Comput. Networks, 53 (17): 2873-2887 (2009)Performance of Multistage Bus Networks for a Distributed Shared Memory Multiprocessor., , , , and . IEEE Trans. Parallel Distributed Syst., 8 (1): 82-95 (1997)Understanding the Memory Performance of Data-Mining Workloads on Small, Medium, and Large-Scale CMPs Using Hardware-Software Co-simulation., , , , , , , , , and 3 other author(s). ISPASS, page 35-43. IEEE Computer Society, (2007)Anatomy and Performance of SSL Processing., , , and . ISPASS, page 197-206. IEEE Computer Society, (2005)Hardware/Software Co-Simulation for Last Level Cache Exploration., , , , , , , , , and 1 other author(s). NAS, page 371-378. IEEE Computer Society, (2009)