Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

SLIC: Statistical learning in chip.

R. Blanton, X. Li, K. Mai, D. Marculescu, R. Marculescu, J. Paramesh, J. Schneider, and D. Thomas. ISIC, page 119-123. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Paramesh, Jeyanandh

add a person with the name Paramesh, Jeyanandh

Other publications of authors with the same name

A Digital-Summing Feedforward Sigma-Delta Modulator and its Application to a Cascade ADC.Y. Tang, S. Gupta, J. Paramesh, and D. Allstot. ISCAS, page 485-488. IEEE, (2007)A 1.2 V 2.64 GS/s 8bit 39 mW skew-tolerant time-interleaved SAR ADC in 40 nm digital LP CMOS for 60 GHz WLAN.S. Kundu, J. Lu, E. Alpman, H. Lakdawala, J. Paramesh, B. Jung, S. Zur, and E. Gordon. CICC, page 1-4. IEEE, (2014)A 90-nm CMOS Doherty power amplifier with minimum AM-PM distortion.M. Elmala, J. Paramesh, and K. Soumyanath. IEEE J. Solid State Circuits, 41 (6): 1323-1332 (2006)A 10 mW 60GHz 65nm CMOS DCO with 24% tuning range and 40 kHz frequency granularity.A. Hussein, S. Saberi, and J. Paramesh. CICC, page 1-4. IEEE, (2015)A stepped-frequency continuous wave ranger for aiding pedestrian navigation.J. Downey, J. Paramesh, D. Stancil, and T. Mukherjee. WiSNet, page 28-30. IEEE, (2013)A 25-30 GHz Fully-Connected Hybrid Beamforming Receiver for MIMO Communication.S. Mondal, R. Singh, A. Hussein, and J. Paramesh. IEEE J. Solid State Circuits, 53 (5): 1275-1287 (2018)A supply-voltage scalable, 45 nm CMOS ultra-wideband receiver for mm-wave ranging and communication.S. Kundu, A. Khairi, and J. Paramesh. CICC, page 1-4. IEEE, (2012)A 50-66-GHz Phase-Domain Digital Frequency Synthesizer With Low Phase Noise and Low Fractional Spurs.A. Hussein, S. Vasadi, and J. Paramesh. IEEE J. Solid State Circuits, 52 (12): 3329-3347 (2017)Multi-rate polyphase DSP and LMS calibration schemes for oversampled data conversion systems.S. Gupta, Y. Tang, K. Cheng, J. Paramesh, and D. Allstot. ICASSP, page 1585-1588. IEEE, (2011)A Deep Reinforcement Learning Framework for High-Dimensional Circuit Linearization.C. Rong, J. Paramesh, and L. Carley. IEEE Trans. Circuits Syst. II Express Briefs, 69 (9): 3665-3669 (2022)

BibSonomy

Disambiguation of "Paramesh, Jeyanandh"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

SLIC: Statistical learning in chip.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Paramesh, Jeyanandh"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML SLIC: Statistical learning in chip.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

SLIC: Statistical learning in chip.