Author of the publication

Process Variations and Process-Tolerant Design.

, , and . VLSI Design, page 699-704. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Novel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 14 (9): 1034-1039 (2006)Efficient testing of SRAM with optimized march sequences and a novel DFT technique for emerging failures due to process variations., , , and . IEEE Trans. Very Large Scale Integr. Syst., 13 (11): 1286-1295 (2005)Resilient System-on-Chip Designs With NoC Fabrics., , , and . IEEE Trans. Inf. Forensics Secur., (2020)Self-Healing Design in Deep Scaled CMOS Technologies., , , , and . Journal of Circuits, Systems, and Computers, (2012)Internet of Things security: Are we paranoid enough?. ICCE, page 1. IEEE, (2018)Modeling and Analysis of Loading Effect in Leakage of Nano-Scaled Bulk-CMOS Logic Circuits, , and . CoRR, (2007)Statistical Modeling of Pipeline Delay and Design of Pipeline under Process Variation to Enhance Yield in sub-100nm Technologies, , , , and . CoRR, (2007)Guest Editors Introduction: Security of Beyond CMOS Devices: Issues and Opportunities., , , and . IEEE Trans. Emerg. Top. Comput., 5 (3): 302-303 (2017)Automatic Hardware Trojan Insertion using Machine Learning., , , , and . CoRR, (2022)Exploring Spin Transfer Torque Devices for Unconventional Computing., , , , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 5 (1): 5-16 (2015)