( en | de | ru )

 

Disambiguation of "Narayanan, Aravind Tharayil"

Author of the publication

copydeleteadd this publication to your clipboard
A noise reduction technique for divider-less fractional-N frequency synthesizer using phase-interpolation technique.

, , , , , and . ASP-DAC, page 5-6. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Thomas Tharayil

Aravind Sekhar

Aravind Pasula

Aravind Bedekar

Aravind Sundaresan

 

Other publications of authors with the same name

A Pulse-Tail-Feedback LC-VCO with 700Hz Flicker Noise Corner and -195dBc FoM., and . IEICE Trans. Electron., 102-C (7): 595-606 (2019)A pulse-driven LC-VCO with a figure-of-merit of -192dBc/Hz., , , , and . ESSCIRC, page 343-346. IEEE, (2014)A fully synthesizable injection-locked PLL with feedback current output DAC in 28 nm FDSOI., , , , , , and . IEICE Electron. Express, 12 (15): 20150531 (2015)A tail-current modulated VCO with adaptive-bias scheme., , , and . ASP-DAC, page 36-37. IEEE, (2015)A noise reduction technique for divider-less fractional-N frequency synthesizer using phase-interpolation technique., , , , , and . ASP-DAC, page 5-6. IEEE, (2016)An HDL-synthesized injection-locked PLL using LC-based DCO for on-chip clock generation., , , , , , and . ASP-DAC, page 13-14. IEEE, (2017)A 28GHz CMOS Phased-Array Beamformer Utilizing Neutralized Bi-Directional Technique Supporting Dual-Polarized MIMO for 5G NR., , , , , , , , , and 16 other author(s). ISSCC, page 344-346. IEEE, (2019)A Power-Efficient Pulse-VCO for Chip-Scale Atomic Clock., , , , , , and . IEICE Trans. Electron., 102-C (4): 276-286 (2019)A 60-GHz 3.0-Gb/s Spectrum Efficient BPOOK Transceiver for Low-Power Short-Range Wireless in 65-nm CMOS., , , , , , , , , and 6 other author(s). IEEE J. Solid State Circuits, 54 (5): 1363-1374 (2019)Ultra-Low-Power Atomic Clock for Satellite Constellation with 2.2×10-12 Long-Term Allan Deviation Using Cesium Coherent Population Trapping., , , , , , , , and . ISSCC, page 462-464. IEEE, (2019)