( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Co-design view of Compute in-Memory with Non-Volatile Elements for Neural Networks.

, , , , , , и . CoRR, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Davinder Kumar Anand

Raghunathan Ramakrishnan

Devanathan Raghunathan

Amar Frank Anand

Madhankumar Anandhakrishnan

 

Другие публикации лиц с тем же именем

Analyzing the energy consumption of security protocols., , , и . ISLPED, стр. 30-35. ACM, (2003)System-on-Chip Power Management Considering Leakage Power Variations., , , и . DAC, стр. 877-882. IEEE, (2007)Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips., , , и . DAC, стр. 513-518. ACM, (2000)STT-SNN: A Spin-Transfer-Torque Based Soft-Limiting Non-Linear Neuron for Low-Power Artificial Neural Networks., , , и . CoRR, (2014)Hardware Accelerated Power Estimation, , и . CoRR, (2007)High-level energy macromodeling of embedded software., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (9): 1037-1050 (2002)Design space exploration for optimizing on-chip communication architectures., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (6): 952-961 (2004)Test-Volume Reduction in Systems-on-a-Chip Using Heterogeneous and Multilevel Compression Techniques., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (10): 2193-2206 (2006)Application-specific heterogeneous multiprocessor synthesis using extensible processors., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (9): 1589-1602 (2006)Controller-based power management for control-flow intensive designs., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 18 (10): 1496-1508 (1999)