( en | de | ru )

 

Disambiguation of "So, Hayden Kwok-Hay"

Author of the publication

copydeleteadd this publication to your clipboard
Dynamic power reduction of FPGA-based reconfigurable computers using precomputation.

, and . SIGARCH Comput. Archit. News, 38 (4): 87-92 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kwok Kai So

Josef Hayden

Hayden Taylor

Daniel Hayden

Sioe-Moi Kwok

 

Other publications of authors with the same name

High-Throughput Line Buffer Microarchitecture for Arbitrary Sized Streaming Image Processing., , and . J. Imaging, 5 (3): 34 (2019)Computational single-cell classification using deep learning on bright-field and phase images., , and . MVA, page 190-193. IEEE, (2017)Architecture Generator for Type-3 Unum Posit Adder/Subtractor., and . ISCAS, page 1-5. IEEE, (2018)Operation scheduling for FPGA-based reconfigurable computers., , and . FPL, page 481-484. IEEE, (2009)Direct sigma-delta modulated signal processing in FPGA., , , and . FPL, page 475-478. IEEE, (2008)Quad-level bit-stream signal processing on FPGAs., , , and . FPT, page 309-312. IEEE, (2008)Computationally Efficient Hyperspectral Data Learning Based on the Doubly Stochastic Dirichlet Process., , , and . IEEE Trans. Geosci. Remote. Sens., 55 (1): 363-374 (2017)A Real-Time Coprime Line Scan Super-Resolution System for Ultra-Fast Microscopy., , , , and . IEEE Trans. Biomed. Circuits Syst., 13 (4): 781-792 (2019)A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH., and . ACM Trans. Embed. Comput. Syst., 7 (2): 14:1-14:28 (2008)Area-Efficient Architecture for Dual-Mode Double Precision Floating Point Division., and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (2): 386-398 (2017)