Author of the publication

A hybrid delta-sigma modulator with adaptive calibration.

, , and . ISCAS (1), page 1025-1028. IEEE, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Hybrid ΣΔ modulators with adaptive calibration., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 52-I (5): 885-893 (2005)Energy-Efficient Convolution Architecture Based on Rescheduled Dataflow., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (12): 4196-4207 (2018)Efficient Pruning for Successive-Cancellation Decoding of Polar Codes., and . IEEE Communications Letters, 20 (12): 2362-2365 (2016)Optimal down-conversion in compressed DCT domain with minimal operations., and . VCIP, volume 4067 of Proceedings of SPIE, page 1613-1620. SPIE, (2000)Memory-based low density parity check code decoder architecture using loosely coupled two data-flows., and . ISCAS (2), page 397-400. IEEE, (2004)A fast Reed-Solomon Product-Code decoder without redundant computations., and . ISCAS (2), page 381-384. IEEE, (2004)Low-Complexity Tone Reservation for PAPR Reduction in OFDM Communication Systems., and . IEEE Trans. Very Large Scale Integr. Syst., 20 (10): 1919-1923 (2012)Low-Power Hybrid Turbo Decoding Based on Reverse Calculation., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 89-A (3): 782-789 (2006)Long-Point FFT Processing Based on Twiddle Factor Table Reduction., and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 90-A (11): 2526-2532 (2007)Low-Latency Low-Cost Architecture for Square and Cube Roots., and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 100-A (9): 1951-1955 (2017)