Author of the publication

Low-Complexity Hierarchical Mode Decision Algorithms Targeting VLSI Architecture Design for the H.264/AVC Video Encoder.

, , , , and . VLSI Design, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Hardware Design for the Multi-Transform Module of the Versatile Video Coding Standard., , , and . SBCCI, page 1-6. IEEE, (2023)AV1 and VVC Video Codecs: Overview on Complexity Reduction and Hardware Design., , , , , , , and . IEEE Open J. Circuits Syst., (2021)Speedup-aware history-based tiling algorithm for the HEVC standard., , , and . ICIP, page 824-828. IEEE, (2016)Low-Complexity Hierarchical Mode Decision Algorithms Targeting VLSI Architecture Design for the H.264/AVC Video Encoder., , , , and . VLSI Design, (2012)Speedup evaluation of HEVC parallel video coding using Tiles., , , and . J. Real Time Image Process., 17 (5): 1469-1486 (2020)Configurable Cache Memory Architecture for Low-Energy Motion Estimation., , , , , , , and . ISCAS, page 1-5. IEEE, (2018)Compression Efficiency and Computational Cost Comparison between AV1 and HEVC Encoders., , , , and . EUSIPCO, page 1-5. IEEE, (2019)Encoding Efficiency and Computational Cost Assessment of State-Of-The-Art Point Cloud Codecs., , , , and . ICIP, page 3726-3730. IEEE, (2019)Mode-Adaptive Subsampling of SAD/SSE Operations for Intra Prediction Cost Reduction., , , , and . ISCAS, page 1808-1812. IEEE, (2022)GPU-Acceleration of Affine Prediction in the Versatile Video Coding., , and . ISCAS, page 429-433. IEEE, (2022)