Author of the publication

Device-to-System Level Simulation Framework for STT-DMTJ Based Cache Memory.

, , , and . ICECS, page 123-124. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Gain-Cell Embedded DRAM Under Cryogenic Operation - A First Study., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (7): 1319-1324 (2021)Assessment of STT-MRAMs based on double-barrier MTJs for cache applications by means of a device-to-system level simulation framework., , , , , , and . Integr., (2020)ViRAL: Vision Transformer Based Accelerator for ReAL Time Lineage Assignment of Viral Pathogens., , and . IEEE Access, (2024)A 0.6V$-$1.8V Compact Temperature Sensor with 0.24°C Resolution, $\pm$1.4°C Inaccuracy and 1.06nJ per Conversion., , , , and . CoRR, (2022)STT-MRAM Technology For Energy-Efficient Cryogenic Memory Applications., , , and . LASCAS, page 1-4. IEEE, (2023)Hamming Distance Tolerant Content-Addressable Memory (HD-CAM) for DNA Classification., , , , , , , and . IEEE Access, (2022)A Low-Energy DMTJ-Based Ternary Content- Addressable Memory With Reliable Sub-Nanosecond Search Operation., , , , , and . IEEE Access, (2023)XNOR-Bitcount Operation Exploiting Computing-In-Memory With STT-MRAMs., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (3): 1259-1263 (March 2023)Evaluating the Energy Efficiency of STT-MRAMs Based on Perpendicular MTJs with Double Reference Layers., , , and . ASICON, page 1-4. IEEE, (2019)EDAM: edit distance tolerant approximate matching content addressable memory., , , , , and . ISCA, page 495-507. ACM, (2022)