Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Flexible test mode approach for 256-Mb DRAM., , , , , , , , , and . IEEE J. Solid State Circuits, 32 (10): 1525-1534 (1997)Fault-tolerant designs for 256 Mb DRAM., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 31 (4): 558-566 (1996)Challenges and future directions for the scaling of dynamic random-access memory (DRAM)., , , , , , and . IBM J. Res. Dev., 46 (2-3): 187-222 (2002)The evolution of IBM CMOS DRAM technology., , , , , , , , , and 5 other author(s). IBM J. Res. Dev., 39 (1-2): 167-188 (1995)A 7F2 cell and bitline architecture featuring tilted array devices and penalty-free vertical BL twists for 4-Gb DRAMs., , , , , , , , , and 11 other author(s). IEEE J. Solid State Circuits, 35 (5): 713-718 (2000)A 16-Mb MRAM featuring bootstrapped write drivers., , , , , , , , , and 10 other author(s). IEEE J. Solid State Circuits, 40 (4): 902-908 (2005)A 220-mm2, four- and eight-bank, 256-Mb SDRAM with single-sided stitched WL architecture., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 33 (11): 1711-1719 (1998)Design considerations for MRAM., , , , , , , , and . IBM J. Res. Dev., 50 (1): 25-40 (2006)A fully-functional 90nm 8Mb STT MRAM demonstrator featuring trimmed, reference cell-based sensing., , , , and . CICC, page 1-3. IEEE, (2015)A high-speed 128-kb MRAM core for future universal memory applications., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 39 (4): 678-683 (2004)