( en | de | ru )

 

Disambiguation of "Tosun, Oguz"

Author of the publication

copydeleteadd this publication to your clipboard
Asymmetrically reliable caches for multicore architectures under performance and energy constraints.

, , , and . Clust. Comput., 19 (4): 1819-1833 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Oguz Karagöz

Tosun Terzioğlu

Jale Tosun

Haluk Tosuner

Arzu Oguz

 

Other publications of authors with the same name

Parallelization of particle filter based localization and map matching algorithms on multicore/manycore architectures., and . Intelligent Vehicles Symposium, page 820-826. IEEE, (2011)A user-assisted thread-level vulnerability assessment tool., , and . Concurr. Comput. Pract. Exp., (2019)Examining Thread Vulnerability analysis using fault-injection., , , and . VLSI-SoC, page 240-245. IEEE, (2013)Parallelizing Broad Phase Collision Detection Algorithms for Sampling Based Path Planners., , and . PDP, page 384-391. IEEE Computer Society, (2013)Reliability-aware core partitioning in chip multiprocessors., , , and . J. Syst. Archit., 58 (3-4): 160-176 (2012)Particle simulation on the Cell BE architecture., , , and . Clust. Comput., 14 (4): 419-432 (2011)Asymmetrically reliable caches for multicore architectures under performance and energy constraints., , , and . Clust. Comput., 19 (4): 1819-1833 (2016)Protecting Code Regions on Asymmetrically Reliable Caches., , , and . ARCS, volume 9637 of Lecture Notes in Computer Science, page 375-387. Springer, (2016)Performance and Energy Efficient Asymmetrically Reliable Caches for Multicore Architectures., , , and . IPDPS Workshops, page 1025-1032. IEEE Computer Society, (2015)Poster: co-allocation based scheduling for parallel systems., , and . SC Companion, page 25-26. ACM, (2011)