( en | de | ru )

 

Disambiguation of "Choi, Woojun"

Author of the publication

copydeleteadd this publication to your clipboard
A 0.02mm2 embedded temperature sensor with ±2°C inaccuracy for self-refresh control in 25nm mobile DRAM.

, , , , , , , , and . ESSCIRC, page 267-270. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Andreas Choi

Jinchul Choi

Youngmi Choi

Bongkyung Choi

Chiwon Choi

 

Other publications of authors with the same name

Harmonic Based Diagnostics for Aging Lithium-Ion Battery., , , , , , and . ISIE, page 1971-1976. IEEE, (2019)A 0.53pJK2 7000μm2 resistor-based temperature sensor with an inaccuracy of ±0.35°C (3σ) in 65nm CMOS., , , , , , , and . ISSCC, page 322-324. IEEE, (2018)A 0.02mm2 100dB-DR Impedance Monitoring IC with PWM-Dual GRO Architecture., , and . VLSI Circuits, page 60-. IEEE, (2019)A 0.02mm2 embedded temperature sensor with ±2°C inaccuracy for self-refresh control in 25nm mobile DRAM., , , , , , , , and . ESSCIRC, page 267-270. IEEE, (2015)A Highly-Digital PWM-Based Impedance Monitoring IC with 143.2dB DR and 17.7fFrms Resolution., , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)A 5800-μm2 Resistor-Based Temperature Sensor With a One-Point Trimmed Inaccuracy of ±1.2 °C (3σ) From -50 °C to 105 °C in 65-nm CMOS., , , , , and . ESSCIRC, page 68-71. IEEE, (2019)A 0.0014 mm2, 1.18 TΩ Segmented Duty-Cycled Resistor Replacing Pseudo-Resistor for Neural Recording Interface Circuits., , , , , , and . VLSI Technology and Circuits, page 62-63. IEEE, (2022)A 64×64 APD-Based ToF Image Sensor with Background Light Suppression up to 200 klx Using In-Pixel Auto-Zeroing and Chopping., , , and . VLSI Circuits, page 256-. IEEE, (2019)A DTMOST-based Temperature Sensor with 3σ Inaccuracy of ±0.9°C for Self-Refresh Control in 28nm Mobile DRAM., , , , , , and . CICC, page 1-4. IEEE, (2020)23.8 A 1V 7.8mW 15.6Gb/s C-PHY transceiver using tri-level signaling for post-LPDDR4., , , , , and . ISSCC, page 402-403. IEEE, (2017)