( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Performance Characterization of a Dual Quad-Core Based Application Oriented Networking System.

, , , и . NAS, стр. 295-302. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

n n n

Vijay Laxmi

Mouchumi Bhuyan

n AÊ¿w n

N -L N Nguyen

 

Другие публикации лиц с тем же именем

Fair Scheduling for Input Buffered Switches., и . Clust. Comput., 6 (2): 105-114 (2003)Tulip: A New Hash Based Cooperative Web Caching Architecture., , и . J. Supercomput., 35 (3): 301-320 (2006)Editorial: A Message from the New Editor-in-Chief.. IEEE Trans. Parallel Distributed Syst., 17 (1): 2 (2006)Design of an Adaptive Cache Coherence Protocol for Large Scale Multiprocessors., , и . IEEE Trans. Parallel Distributed Syst., 3 (3): 281-293 (1992)Efficient Mapping of Applications on Cache Based Multiprocessors., и . J. Parallel Distributed Comput., 19 (3): 179-191 (1993)Performance characterization of multi-thread and multi-core processors based XML application oriented networking systems., , , и . J. Parallel Distributed Comput., 70 (5): 584-597 (2010)Finite Buffer Analysis of Multistage Interconnection Networks., и . IEEE Trans. Computers, 43 (2): 243-247 (1994)VLSI Performance of Multistage Interconnection Network Using 4*4 Switches., и . ICDCS, стр. 606-613. IEEE Computer Society, (1982)Evaluating Virtual Channels for Cache-Coherent Shared-Memory Multiprocessors., и . International Conference on Supercomputing, стр. 253-260. ACM, (1996)Performance Evaluation of a Dataflow Architecture., и . IEEE Trans. Computers, 39 (5): 615-627 (1990)