Author of the publication

An application classification guided cache tuning heuristic for multi-core architectures.

, and . ASP-DAC, page 23-28. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low-Energy Instruction Cache Optimization Techniques for Embedded Systems., and . Handbook of Energy-Aware and Green Computing, Chapman and Hall/CRC, (2012)Design Framework for Partial Run-Time FPGA Reconfiguration., , and . ERSA, page 122-128. CSREA Press, (2008)A table-based method for single-pass cache optimization., , , and . ACM Great Lakes Symposium on VLSI, page 71-76. ACM, (2008)TaPT: Temperature-Aware Dynamic Cache Optimization for Embedded Systems., and . Computers, 7 (1): 3 (2018)An MDP-based application oriented optimal policy for wireless sensor networks., and . CODES+ISSS, page 183-192. ACM, (2009)Formulation-level design space exploration for partially reconfigurable FPGAs., and . FPT, page 1-6. IEEE, (2011)Overlay-based side-channel countermeasures: A case study on correlated noise generation., , and . MWSCAS, page 1308-1311. IEEE, (2017)Analysis of cache tuner architectural layouts for multicore embedded systems., , and . IPCCC, page 1-8. IEEE Computer Society, (2014)A queueing theoretic approach for performance evaluation of low-power multi-core embedded systems., , and . ICCD, page 198-205. IEEE Computer Society, (2011)Energy Prediction for Cache Tuning in Embedded Systems., , and . ICCD, page 630-637. IEEE, (2019)