Author of the publication

A 0.40pJ/cycle 981 μm2 voltage scalable digital frequency generator for SoC clocking.

, , , , , and . A-SSCC, page 69-72. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Usefulness and effectiveness of HW and SW protection mechanisms in a processor-based system., , , and . ICECS, page 113-116. IEEE, (2008)2P2Idb: a structural database dedicated to orthosteric modulation of protein-protein interactions., , , , , , , and . Nucleic Acids Res., 41 (Database-Issue): 824-827 (2013)Muons and thermal neutrons SEU characterization of 28nm UTBB FD-SOI and Bulk eSRAMs., , , , and . IRPS, page 2. IEEE, (2015)Reduced Instrumentation and Optimized Fault Injection Control for Dependability Analysis., , and . VLSI-SoC, page 391-396. IEEE, (2006)Soft-Error Rate of Advanced SRAM Memories: Modeling and Monte Carlo Simulation, , , , , and . Numerical Simulation -- From Theory to Industry, chapter 15, InTech, (September 2012)CovaDOTS: In Silico Chemistry-Driven Tool to Design Covalent Inhibitors Using a Linking Strategy., , , , , and . J. Chem. Inf. Model., 59 (4): 1472-1485 (2019)Software Product Reliability Based on Basic Block Metrics Recomposition., , , and . IOLTS, page 1-5. IEEE, (2022)Automated Dysfunctional Model Extraction for Model Based Safety Assessment of Digital Systems., , , and . IOLTS, page 1-6. IEEE, (2021)A 2.7pJ/cycle 16MHz SoC with 4.3nW power-off ARM Cortex-M0+ core in 28nm FD-SOI., , , , , and . ESSCIRC, page 153-162. IEEE, (2017)An approach to reduce computational cost in combinatorial logic netlist reliability analysis using circuit clustering and conditional probabilities., , , and . IOLTS, page 98-103. IEEE Computer Society, (2011)