Author of the publication

A mixed-signal 32-coefficient RX-FFE 100-coefficient DFE for an 8Gb/s 60GHz receiver in 65nm LP CMOS.

, , , and . ISSCC, page 238-239. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 6b 46GS/s ADC with >23GHz BW and sparkle-code error correction., and . VLSIC, page 162-. IEEE, (2015)A 4.78mm2 fully-integrated neuromodulation SoC combining 64 acquisition channels with digital compression and simultaneous dual stimulation., , , , , , , and . VLSIC, page 1-2. IEEE, (2014)A scalable massive MIMO array architecture based on common modules., , , , , , and . ICC Workshops, page 1310-1315. IEEE, (2015)A frequency-reconfigurable multi-standard 65nm CMOS digital transmitter with LTCC interposers., , , , , , , , and . A-SSCC, page 345-348. IEEE, (2014)Phase noise scaling and tracking in OFDM multi-user beamforming arrays., , , , , and . ICC, page 1-6. IEEE, (2016)A Real-Time, Analog/Digital Co-Designed 1.89-GHz Bandwidth, 175-kHz Resolution Sparse Spectral Analysis RISC-V SoC in 16-nm FinFET., , , , , , , , , and . ESSCIRC, page 322-325. IEEE, (2018)A 12.8GS/s time-interleaved SAR ADC with 25GHz 3dB ERBW and 4.6b ENOB., and . CICC, page 1-4. IEEE, (2013)Design of high-speed wireline transceivers for backplane communications in 28nm CMOS., , , , , , , , , and 1 other author(s). CICC, page 1-4. IEEE, (2012)Design and Automatic Generation of High-Speed Circuits for Wireline Communications., , and . ISOCC, page 40-41. IEEE, (2019)A 32nm fully integrated reconfigurable switched-capacitor DC-DC converter delivering 0.55W/mm2 at 81% efficiency., , , , , and . ISSCC, page 210-211. IEEE, (2010)