( en | de | ru )

 

Disambiguation of "Moraes, Fernando Gehm"

Author of the publication

copydeleteadd this publication to your clipboard
Runtime creation of continuous secure zones in many-core systems for secure applications.

, , , and . LASCAS, page 1-4. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Erich Gehm

Elisabeth Gehm

Luis Fernando de Moraes y Blanco

Heinz Gehm

Otto Gehm

 

Other publications of authors with the same name

Software-Based Test for Nonprogrammable Cores in Bus-Based System-On-Chip Architectures., , and . VLSI-SoC (Selected Papers), volume 200 of IFIP, page 165-179. Springer, (2003)Early estimation of wire length for dedicated test access mechanisms in networks-on-chip based SoCs., , , and . SBCCI, page 73-78. ACM, (2011)HeMPS-S: A homogeneous NoC-based MPSoCs framework prototyped in FPGAs., , and . ReCoSoC, page 1-8. IEEE, (2011)Effects of the NoC architecture in the performance of NoC-based MPSoCs., , and . ICECS, page 431-434. IEEE, (2014)Hierarchical energy monitoring for many-core systems., , and . ICECS, page 657-660. IEEE, (2015)Current Mask Generation: an Analog Circuit to Thwart DPA Attacks., , , , , , and . VLSI-SoC, volume 240 of IFIP, page 317-330. Springer, (2005)Assessment of Communication Protocols' Latency in Co-processing Robotic Systems., , , , , , and . NEWCAS, page 1-5. IEEE, (2023)Dynamic Mapping for Many-cores using Management Application Organization., , , and . ICECS, page 1-6. IEEE, (2021)Validating an Automated Asynchronous Synthesis Environment with a Challenging Design: RISC-V., , , , and . SBCCI, page 1-6. IEEE, (2023)A High-level Model to Leverage NoC-based Many-core Research., , and . SBCCI, page 1-6. IEEE, (2022)