Author of the publication

An ultra-low power AES encryption core in 65nm SOTB CMOS process.

, , and . ISOCC, page 89-90. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Bifurcation and Chaos in CMOS Inverters Ring Oscillator., , and . ISCAS, page 697-700. IEEE, (1994)An Efficient I/O Architecture for RAM-Based Content-Addressable Memory on FPGA., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (2): 472-476 (2019)A High-Efficiency Modular Multiplication Digital Signal Processing for Lattice-Based Post-Quantum Cryptography., , and . Cryptogr., 7 (4): 46 (September 2023)A Unified NVRAM and TRNG in Standard CMOS Technology., , , and . IEEE Access, (2022)Trusted Execution Environment Hardware by Isolated Heterogeneous Architecture for Key Scheduling., , , , , , , and . IEEE Access, (2022)Compacting Side-Channel Measurements With Amplitude Peak Location Algorithm., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 32 (3): 573-586 (March 2024)A Low-Power Hybrid Adaptive CORDIC., , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (4): 496-500 (2018)A 1.05-V 62-MHz with 0.12-nW standby power SOTB-65 nm chip of 32-point DCT based on adaptive CORDIC., , and . IEICE Electron. Express, 16 (10): 20190116 (2019)A 1.2-V 162.9 pJ/cycle bitmap index creation core with 0.31-pW/bit standby power on 65-nm SOTB., , , , and . Microprocess. Microsystems, (2019)A Low-Power High Accuracy Over Current Protection Circuit for Low Dropout Regulator., and . IEICE Trans. Electron., 92-C (9): 1208-1214 (2009)